Table 10 Monolithic Integrated Circuit Screening Requirements

		MIL-STD-883		
Inspection/ Test	Methods	Conditions and Requirements	Grade 1	Grade 2
Wafer Acceptance	5007		X	
2. Nondestructive Bond Pull	2023		X	
3. Internal Visual	2010	Condition A or B (Note 1).	X	X
4. Temperature Cycling	1010	Condition C (-65 °C to + 150 °C) in N ₂ atmosphere. 20 cycles.	X	X
5. Constant Acceleration	2001	Condition E (Note 2). Y ₁ orientation only.	X	X
6. PIND	2020	Condition A.	X	X
7. Radiographic	2012	 view for Quad Flat Pack and Leadless Chip Carrier. views for other package styles. Can be performed at any time after PIND. 	X	
8. Serialization			X	
9. Initial Electrical Measurements		Read and record delta parameters per Table 10A.	X	X
10. Burn-In	1015	Condition C and/or D per Table 10A.	X	X
(Note 3)		Duration (hours) for Static/Dynamic burn-in as required in Table 10A.	72/240	160
11. Final Electrical Measurements		Per Table 10A.	X	X
12. Calculate Deltas		See Table 10A.	X	
13. Percent Defective Allowable		PDA applies to delta, selected DC and functional tests at test temperature of 25 °C.	∆+DC ≤5% Functional ≤ 3%	DC ≤10%
14. Hermetic Seal	1014		X	X
a. Fine Leakb. Gross Leak		Condition A or B. Condition C.		
15. External Visual	2009	3 X to 10X.	X	X

Notes:

- 1. Destructive Physical Analysis may be performed to the requirements of S311-M-70 in lieu of internal visual for devices used in Grades 2 applications.
- 2. For packages having a cavity perimeter of 2 inches or more in total length, or having a mass greater than 5 grams, test condition D can be used.
- 3. A dynamic burn-in or a static burn-in shall be performed in accordance with Table 10A. Static and dynamic burn-in is required for Grade 1 parts when so indicated in Table 10A. A dynamic or static burn-in shall be performed in accordance with Table 10A for Grade 2 parts.

Table 10A Burn-In and Electrical Measurement Requirements for Monolithic ICs (Page 1 of 4)

	Required Burn-In (Note 4)			Electrical	
IC Type	Static	Dynamic	Delta	Measurements	
	(Condition C)	(Condition D)		(Notes 1, 2, 3)	
Digital Bipolar &	Not required for Digital Bipolar	Required for both technologies.	ΔI_{CC}	\mathbf{DC} : V_{IC} , V_{OH} , V_{OL} , $I_{CC}(I_{EE})$, I_{IL} ,	
Digital MOS/	Technology.		or	I_{IH} , I_{DD} , I_{OZL} , I_{OZH} , I_{OS}	
BiCMOS: (Note 6)		$T_A \ge 125 ^{\circ}C$	$\Delta { m I}_{ m DD}$		
LOGIC (Gates, Buffers,	Required for Digital MOS			AC: T_{PLH} , T_{PHL} , T_{TLH} , T_{THL} , T_{PZH} ,	
Flip-Flops,	Technology.	V_{in} = Square wave, 50% Duty Cycle to		$T_{PHZ}, T_{PLZ}, T_{PZL}, T_{A}, T_{S}, T_{H}$	
Multiplexers, Registers		input pins and control pins.			
and Counters)	$T_A \ge 125 ^{\circ}C$			Functional Tests:	
RAMs		Frequency= 100 Hz to 1 Mhz.		a) for simple logic devices, verify	
FIFOs	V_{in} = V_{DD} across one-half input pins			truth table	
Microprocessors	and V _{SS} across the remaining	$V_{out} = V_{CC} / 2$ or $V_{DD} / 2$ through R_{L} .			
Interface Peripherals	inputs.			b) for complex logic devices such	
ASICs				as ASIC, FPGA, microprocessors,	
FPGA, PROM, PLA	$V_{out} = 0.5 V_{DD}$ through R_L			functional testing includes fault	
(Note 5)				coverage calculations required per	
				Mil-Std-883, Method 5012.	
				c) for PROMs, check fuse map;	
				for RAMs, perform pattern	
				sensitive tests such as March,	
				galpat, etc.	
Linear MOS, Bipolar,	T _A ≥ 125 °C	T _A ≥ 125 °C	$\Delta ext{I}_{ ext{IB}}$	\mathbf{DC} : I_{CC} , I_{EE} , I_{IO} , V_{IO} , V_{OPP} , A_V ,	
and Bi-FET: (Note 7)	V _{out} = Terminated to ground	V _{in} = Square wave or sinewave	$\Delta ext{I}_{ ext{IO}}$	CMRR, PSRR	
Op-Amp, Instrument	through R _L	F= 10Hz to 100 KHz, 50% duty cycle	ΔV_{IO}		
Amplifiers, S/H, and		V _{out} = Terminated to ground through R _L		AC: Slew rate	
Comparator					

See notes on page C-35.

Table 10A Burn-In and Electrical Measurement Requirements for Monolithic ICs (Page 2 of 4)

	Required Burn-In (Note 4)			Electrical	
ІС Туре	Static (Condition C)	· ·		Measurement (Notes 1, 2, 3)	
Linear MOS, Bipolar	T _A ≥ 125 °C	T _A ≥ 125 °C	ΔI_{CC}	DC: V _{OH} , V _{OL} , I _{CC} , I _{IL} , I _{IH} ,	
and JFET: (Note 7) Line Drivers and	V_{in} = V_{DD} max across one-half input pins and V_{SS} across the	V _{in} = Square wave at a specified Vdc	$\Delta ext{I}_{ ext{IH}}$	I_{OS}	
Receivers	remaining inputs.	$V_{\text{out}} = V_{\text{CC}}$ through R_{L}		\mathbf{AC} : T_{PLH} , T_{PHL} , T_{TLH} , T_{THL}	
				Functional Test: verify truth table	
Linear MOS, Bi-FET,	T _A ≥ 125 °C	T _A ≥ 125 °C	I_{CC}	\mathbf{DC} : I_{CC} , $I_{D(ON)}$, $R_{(ON)}$,	
and Bipolar: (Note 6)	V_{in} = V_{DD} max across one-half of	V _{in} = Square wave	$I_{\text{D(OFF)}}$	$I_{D(OFF)}, I_{S(ON)}, I_{S(OFF)}$	
Analog Switches and	inputs and V _{SS} across the	F= 100 Khz and 50% duty cycle	$I_{S(OFF)}$		
Multiplexers	other remaining inputs.	$V_{out} = \pm V_{CC}$ through R_L	$R_{(ON)}$	\mathbf{AC} : $\mathbf{T}_{(\mathrm{ON})}$, $\mathbf{T}_{(\mathrm{OFF})}$	
	$V_{out} = \pm V_{CC}$ through R_L			break- before- make- time	
Linear Bipolar:	$T_A \ge 125 ^{\circ}\text{C}$	Not required	ΔI_{SCD}	\mathbf{DC} : I_{CC} , V_{OUT} , I_{OS} ,	
Voltage Regulators	V _{out} = Terminated to ground through R _L		$\Delta V_{ m OUT}$	line/load regulation	
Linear Bipolar:	Not required	T _A ≥ 125 °C	ΔI_{IO}	\mathbf{DC} : V_{REF} , I_{IB} , I_{IO} , I_{OS} , V_{IO} ,	
Pulse-width-modulator		V_{out} = Terminated to ground through R_{L}	ΔV_{REF}	V _{OL} , V _{OH} , A _V , CMRR, PSRR	
		R_{ext} , C_{ext} connected if applicable.			
				\mathbf{AC} : \mathbf{T}_{R} , \mathbf{T}_{F} , \mathbf{f}_{OSC}	
Darlington Transistor	T _A ≥ 125 °C	Not required	ΔI_{CEX}	DC: $V_{CE(SAT)}$, V_F , I_{CEX} , I_F	
Array	V_{out} = 15 Vdc through R_L		$\Delta h_{ m FE}$	\mathbf{AC} : \mathbf{h}_{FE} , $\mathbf{t}_{\mathrm{PHL}}$, $\mathbf{t}_{\mathrm{PLH}}$	
Linear CMOS	T _A ≥ 125 °C	Not required	ΔI_{CEX}	$\mathbf{DC}: V_{TRIG}, V_{TH}, V_{R}, V_{OL},$	
Timers			ΔV_{OH}	V_{OH} , V_{SAT} , I_{CC} , I_{TRIG} , I_{TH} , I_{R} ,	
	$V_{out} = V_{CC}$ through R_L		ΔV_{OL}	I_{CEX}	
				AC: T _{TLH} , T _{THL}	

See notes on page C-35.

Table 10A Burn-In and Electrical Measurement Requirements for Monolithic ICs (Page 3 of 4)

	Required Burn-In (Note 4)			Electrical
IC Type	Static (Condition C)	Dynamic (Condition D)	Delta	Measurement
Linear MOS and Bipolar: Active Filters	(Condition C) Not required		$\Delta I_{CC} \ \Delta V_{OS}$	(Notes 1, 2, 3) DC: I _{CC} , I _{SS} , V _{OS} AC: f _O , Q, input frequency range
Mixed Signal MOS, Bi-CMOS and Bipolar: (Note 7) Analog to Digital (A/D) Converters.	$T_A \ge 125$ °C $V_{in} = Max \ analog \ dc \ input \\ V_{out} = V_{CC}/2 \ through \ R_L$	$\begin{split} T_A & \geq 125 \text{ °C} \\ V_{in} &= \text{Analog input to generate maximum} \\ & \text{digital codes.} \\ V_{out} &= V_{CC}/2 \text{ through } R_L \end{split}$	$\begin{array}{c} \Delta I_{CC} \\ \Delta I_{EE} \\ \Delta V_{IO} \end{array}$	DC: V _{REF} , V _{OH} , V _{OL} , V _{IO} , I _{CC} , I _{EE} , I _{IL} , I _{IH} , I _{OZL} , I _{OZH} , I _{OS} , Zero Error, Gain Error, Linearity Error. AC: T _C , T _S , T _H Functional Test: Verify codes
Mixed Signal MOS, Bi-CMOS and Bipolar (Note 7) Digital to Analog (D/A) Converters.	$\begin{split} T_A &\geq 125 ^{\circ}\text{C} \\ V_{in} &= V_{DD} \text{ on one-half data inputs} \\ & \text{and } V_{SS} \text{ on remaining inputs.} \\ V_{out} &= \text{Terminated to ground thru } R_L \end{split}$	$\begin{split} &T_A \geq 125 \text{ °C} \\ &V_{in} = \text{Apply appropriate digital codes for all inputs and for control signals.} \\ &V_{out} = \text{Terminated to ground through } R_L. \end{split}$	$\Delta I_{CC} \ \Delta I_{EE}$	DC: I _{CC} , I _{EE} , I _{IL} , I _{IH} , I _{OZL} , I _{OZH} , I _{OS} , Zero Error, Gain Error, Linearity Error, PSRR AC: T _C , T _S , T _H Functional Test: Verify codes

Notes:

- 1. See MIL-S-1331 for symbol definitions.
- 2. These are typically recommended electrical parameters. Since electrical parameters are device dependent, refer to detail specifications for actual DC and AC parametric test conditions and limits.
- 3. For digital devices, all DC parameters, functional tests, and switching tests shall be tested at 25° C, at minimum operating temperature and at maximum operating temperature. AC tests (e.g C_{IN}) are tested initially and after any design or process changes.
 - For linear devices, all DC parameters shall be tested at 25°C, at minimum operating temperature and at maximum operating temperature. All AC and switching tests shall be performed at 25°C.
- 4. Static and Dynamic burn-in shall be performed at maximum recommended operating supply voltage with V_{in} and R_L selected to assure that the junction temparature shall not exceed T_{imax} specified for the device type.
- 5. For one-time programmable devices, (e.g. PROMs, PALs and FPGAs) dynamic burn-in shall be performed on programmed devices with user application specific burn-in circuit. The post burn-in should include DC, AC, and functional tests for user's program verification.
- 6. Dynamic burn-in required for Grade 2 parts.
- 7. Static or dynamic burn-in acceptable for Grade 2 parts.

Table 10B Hybrid Integrated Circuit Screening Requirements

Inspection/ Test	Methods	MIL-STD-883 Conditions and Requirements	Grade 1	Grade 2
		Conditions and Requirements	<u> </u>	
1. Pre-seal Burn-in	1030		Optional	Optional
2. Nondestructive Bond Pull	2023	$PDA \le 2\%$ or 1 wire.	X	
3. Internal Visual	2017	Condition A or B. (Note 1)	X	X
4 Stabilization Bake	1008	Condition C	X	X
4. Temperature Cycling	1010	Condition B (-55 °C to +125 °C) for 10 cycles	X	X
5. Constant Acceleration	2001	Condition A	X	X
		Y ₁ orientation only		
6. PIND	2020	Condition A or B.	X	X
7. Radiographic	2012	Can be performed at any sequence after PIND.	X	
8. Serialization			X	
9. Initial Electrical Measurements		Electrical measurements and delta parameters are done per applicable device specification (Note 2).	X	X
10. Burn-In	1015	Condition A, B, C, or D @ $T_A \ge 100$ °C.	X	X
		Duration (hours) for Static /Dynamic burn-in (Note 2, 3).	160/160	160
11. Final Electrical Measurements		For Grade 1, interim electrical tests shall be performed after the first 160-hour burn-in.	X	X
12. Calculate Deltas		Per applicable device specification	X	
13. Calculate PDA		PDA applies to selected DC tests and delta for Grade 1 during the second burn-in only.	Δ+DC ≤ 2%	DC ≤ 10%
14. Hermetic Seal	1014	<i>g</i>	X	X
a. Fine Leak		Condition A or B		
b. Gross Leak		Condition C		
15. External Visual	2009	3 X to 10X	X	X

Notes:

- 1. Destructive Physical Analysis may be performed to the requirements of S311-M-70 in lieu of internal visual for devices used in Grades 2.
- 2. Burn-in and electrical measurements are not included for hybrids due to many customer designs and many different functional configurations; they shall be specified in the detail specifications or altered item drawings.
- For Grade 1 parts, the burn-in period shall be divided into two successive 160- hour minimum burn-in; included in that total 320-hour time may be a combined static and dynamic configurations. For Grade 2 parts, only one burn-in is required, and it can be either static mode or dynamic mode.